

# UNITED STATES PATENT AND TRADEMARK OFFICE

an

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

PPLICATION N	О.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/619,136		07/14/2003	David Mark	X-1269-1P US	6066
24309	7590	06/30/2004		EXAMINER	
XILINX ATTN: L	*	PARTMENT		NGUYEN	, ЛІММҮ
2100 LO				ART UNIT	PAPER NUMBER
SAN JOS	E, CA 95	124		2829	
				DATE MAILED: 06/30/2004	ĺ

Please find below and/or attached an Office communication concerning this application or proceeding.

			ah
	Application No.	Applicant(s)	
	10/619,136	MARK ET AL.	
Office Action Summary	Examin r	Art Unit	
	Jimmy Nguyen	2829	
The MAILING DATE of this communication Period for Reply	on appears on the cover sheet wit	h the correspond nce address	
A SHORTENED STATUTORY PERIOD FOR ITHE MAILING DATE OF THIS COMMUNICAT  - Extensions of time may be available under the provisions of 37 after SIX (6) MONTHS from the mailing date of this communica  - If the period for reply specified above, the maximum statutory  - Failure to reply within the set or extended period for reply will, b  Any reply received by the Office later than three months after the earned patent term adjustment. See 37 CFR 1.704(b).	TION.  CFR 1.136(a). In no event, however, may a retion.  s, a reply within the statutory minimum of thirty period will apply and will expire SIX (6) MON y statute, cause the application to become AB.	ply be timely filed  (30) days will be considered timely.  FHS from the mailing date of this communication  ANDONED (35 U.S.C. § 133).	n.
Status			
<ul> <li>1) Responsive to communication(s) filed or</li> <li>2a) This action is FINAL.</li> <li>3) Since this application is in condition for a closed in accordance with the practice u</li> </ul>	This action is non-final. allowance except for formal matte	· •	5
Disposition of Claims			
4) Claim(s) 1-26 is/are pending in the application Papers  4) Claim(s) 1-26 is/are allowed.  5) Claim(s) 1-26 is/are allowed.  6) Claim(s) 1-26 is/are rejected.  7) Claim(s) 1-26 is/are objected to.  8) Claim(s) are subject to restriction  Application Papers  9) The specification is objected to by the Ex 10) The drawing(s) filed on 14 July 2003 is/are Applicant may not request that any objection	ithdrawn from consideration.  and/or election requirement.  aminer. re: a)⊠ accepted or b)□ object		
Replacement drawing sheet(s) including the 11) The oath or declaration is objected to by	, -, -, -, -, -, -, -, -, -, -, -, -, -,	· · ·	d).
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for f a) All b) Some * c) None of:  1. Certified copies of the priority doc 2. Certified copies of the priority doc 3. Copies of the certified copies of the application from the International I * See the attached detailed Office action for	uments have been received. uments have been received in A ne priority documents have been Bureau (PCT Rule 17.2(a)).	oplication No received in this National Stage	
Attachment(s) 1) ☑ Notice of References Cited (PTO-892)	4) ☐ Interview S	ummary (PTO-413)	
<ul> <li>2) Notice of Praftsperson's Patent Drawing Review (PTO-93)</li> <li>Information Disclosure Statement(s) (PTO-1449 or PTO-Paper No(s)/Mail Date <u>0604</u>.</li> </ul>	Paper No(s	)/Mail Date formal Patent Application (PTO-152)	

Application/Control Number: 10/619,136

Art Unit: 2829

### **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1 - 11, 13, 14, 17 - 26 are rejected under 35 U.S.C. 102(b) as being anticipated by Nicolai (US 5198707).

As to claim 1, Nicolai (fig 1) disclose a test configuration comprising:

An IC (connected to pin 10, column 2 line 65) to be tested;

An i/o pad (10) of the ic (connected to pin 10, column 2 line 65);

A current injector (12) on the IC (connected to pin 10, column 2 line 65) coupled between the i/o pad (10) for injecting a current at the i/o pad; and

A detector (switches and resistors) on the IC (connected to pin 10, column 2 line 65) for detecting a logic level of the i/o pad (10).

As to claims 2, 3, Nicolai (fig 1) disclose a test configuration comprising an output buffer, wherein an output terminal of the output buffer s coupled to the i/o pad and is tri-state buffer.

Application/Control Number: 10/619,136

Art Unit: 2829

As to claim 4, Nicolai (fig 1) disclose a test configuration comprising an input buffer, wherein an input terminal of the input buffer is coupled to the i/o/ pad (10).

As to claim 5, Nicolai (fig 1) disclose a test configuration comprising the current injector (12) is selectively enabled by a memory bit (predriver).

As to claim 6, Nicolai (fig 1) disclose a test configuration wherein the current injector (12) is a resistive element on the ic coupled between the i/o/ pad (10) and Vcc.

As to claim 7, Nicolai (fig 1) disclose a test configuration wherein the resistive element is a transistor (plurality of switches).

As to claim 8, Nicolai (fig 1) disclose a gate of the transistor (plurality of switches) is coupled to a memory bit (register 16).

As to claims 9, 10, Nicolai (fig 1) disclose the voltage reference node is a power node (Vcc) and ground node.

Application/Control Number: 10/619,136 Page 4

Art Unit: 2829

As to claim 11, Nicolai (fig 1) disclose IC is one of plurality of IC on a wafer.

As to claim 13, Nicolai (fig 1) disclose the IC is a programmable logic device.

As to claim 14, Nicolai (fig 1) disclose the detector (resistors and plurality of switches) is a boundary scan cell.

As to claims 17 - 26, Nicole (fig 1) and Yanagawa et al (fig 2) disclose a test configuration In *In re King*, 801 F.2d 1324, 1326 USPQ 136, 138 (Fed. Cir. 1986) it was held that: "Under the principles of Inherency, if a structure in the prior art necessarily functions in accordance with the limitations of a process or method claim of an application, the claim is anticipated." The court added, however, that: "This is not to say that the discovery of a new use for an old structure based on unknown properties of the structure might not be patentable to the discoverer as a process. *In re Hack*, 245 F.2d 246, 248, 114 USPQ 161, 163 (CCPA 1957)."

## Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

Application/Control Number: 10/619,136 Page 5

Art Unit: 2829

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

4. Claim 12 is rejected under 35 U.S.C. 103(a) as being unpatentable over Nicolai (US 5198707) in view of Yanagawa et al (US 6348810).

As to claim 12, Nicolai (fig 1) disclose the structure of a test configuration except for a probe card coupled to subset of the plurality of I/O pads; and ate coupled to the probe card.

On the other hand, Yanagawa et al teach (fig 2) a probe card (28) coupled to subset of the plurality of I/O pads (21); and ate (24) coupled to the probe card (28).

It would have been obvious to one having an ordinary skill in the art at the time of the invention was made to modify the test structure of Nicole and use the probe card with ate of Yanagawa for the purpose of testing numerous IC device at the same time.

# Allowable Subject Matter

5. Claims 15, 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Art Unit: 2829

The prior art of record do not disclose a test configuration further comprising a second transistor coupled between the input pad and a ground node;

A memory bit coupled to a gate of the first transistor; and

A memory bit coupled to a gate of the second transistor.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Nguyen at (703) 306-5858. Any inquiry of a general nature of relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-4900.

JN. June 26, 2004

neler

6/26/04